Standard Cells

Standard Cell Library Coverage

At Sicorex Technology, our standard cell library complements embedded memory IPs to provide a complete digital design foundation for automotive, mixed-signal, and AI SoCs. Our portfolio includes 150+ silicon-proven logic cells optimized for performance, reliability, and manufacturability across wide voltage and temperature ranges.

Contact Us
Key Highlights
  • Process Coverage: Optimized for BCD and CMOS process nodes from 450 nm to 18 nm, compatible with foundry PDKs (Polar Semiconductor, GF, UMC, TSMC).
  • Cell Categories: Core Logic — Inverter, NAND, NOR, AOI/OAI, MUX, Flip-Flop, Latch, Buffer, Level-Shifter.
    Support — Tie-High/Low, Filler, Tap, Endcap, Decap.
    Special-Purpose — Isolation, Retention, Low-Leakage variants for automotive domains.
  • Design Standards: Built to meet AEC-Q100 and ISO 26262 (ASIL-D) compliance.
  • Views & Deliverables: GDSII, LEF, CDL/SPICE Netlists, Liberty (.lib) files, Verilog models, DRC/LVS/DFM-verified layouts.
  • EDA Compatibility: Characterized for Cadence, Synopsys, and Siemens flows.
  • Qualification Range: Verified from −40 °C to 165 °C under multiple PVT corners.
  • Integration: Co-optimized with memory IPs for compiler-based generation, timing closure, and physical synthesis alignment.
Deliverable Confidence

Each standard cell undergoes full timing, power, and reliability characterization, supported by comprehensive safety documentation for foundry PDK integration. Our goal: to ensure first-time-right silicon and faster customer design cycles.